“EXACT: algorithm and hardware architecture for an improved A-buffer” by Schilling and Straßer

  • ©Andreas Schilling and Wolfgang Straßer

Conference:


Type:


Title:

    EXACT: algorithm and hardware architecture for an improved A-buffer

Presenter(s)/Author(s):



Abstract:


    The EXACT (EXact Area Coverage calculaTion) algorithm presented in this paper solves the Hidden Surface
    Elimination (HSE) problem on the subpixel level.
    The use of subpixel masks for anti-aliasing causes some
    problems with the HSE on the pixel level that are difficult to overcome. The approximations of the well
    known A-buffer algorithm are replaced by an exact solution that avoids erratic pixels along intersecting or
    touching surfaces.
    With EXACT the HSE problem on the subpixel level
    is solved with the help of p-masks. P-masks (priority masks) are subpixel masks that indicate for each
    subpixel which one of two given planes is closer to
    the viewer. An algorithm to produce the p-masks in
    an efficient way and its hardware implementation are
    presented. The p-mask generator is used in a hardware
    implementation of an A-buffer algorithm in the form of
    a rendering pipeline. Of course the algorithm can also
    be used in software to enhance an existing A-buffer
    implementation.
    The paper ends with the description of the list processing architecture for which the EXACT A-buffer has
    been built1

References:


    1. CARPENTER, L. The a-buffer, an antialiased hidden surface method. Computer Graphics 18, 3 (July 1984), 103-108.
    2. COHEN, D. A vlsi approach to the cig problem. Presentation at SIGGRAPH 1980, 1980.
    3. DEERING, M., WINNER, S., SCHEDIWY, B., DUFFY, C., AND HUNT, N. The triangle processor and normal vector shader: A vlsi system for high performance graphics. Computer Graphics 22, 4 (Aug. 1988), 21-30.
    4. DUNNETT, G. J., WHITE, M., LISTER, P. F., GRIMSDALE, R. L., AND GLEMOT, F. The image chip for high performance 3d rendering. IEEE Computer Graphics & Applications 12, 6 (Nov. 1992), 41-52.
    5. FIUME, E., FOURNIER, A., AND RUDOLPH, L. A parallel scan conversion algorithm with anti-aliasing for a general-purpose ultracomputer. Computer Graphics 17, 3 (July 1983), 141- 150.
    6. FUCHS, H., POULTON, J., EYLES, J., GREER, T., GOLDFEATHER, J., ELLSWoRTH, D., MOLNAR, S., TURK, G., TEBBS, B., AND ISRAEL, L. Pixel-planes 5: A heterogeneous multiprocessor graphics system using processor-enhanced memories. Computer Graphics 23,3 (July 1989), 79-88.
    7. MOLNAR, S. Pixelflow: High-speed rendering unsing image composition. Computer Graphics 26,2 (July 1992), 231-240.
    8. SCHILLING, A. G. A new simple and efficient antialiasing with subpixel masks. Computer Graphics 25, 4 (July 1991), 133-141.
    9. SCHNEIDER, B.-O. A processor for an object-oriented rendering system. Computer Graphics Forum 7 (1988), 301-310.
    10. WEINBERG, R. Parallel processing image synthesis and antialiasing. Computer Graphics 15,3 (Aug. 1981), 55-62.
    11. MOLNAR, S. Image-Composition Architectures for Real-Time Image Generation. PhD thesis, University of North Carolina at Chapel Hill, 1991.


ACM Digital Library Publication:



Overview Page: