“A VLSI architecture for updating raster-scan displays” by Gupta, Sproull and Sutherland

  • ©Satish Gupta, Robert F. Sproull, and Ivan E. Sutherland




    A VLSI architecture for updating raster-scan displays



    Interactive use of a display requires the capability to update the display rapidly. This paper describes an on-going project at Carnegie-Mellon University in which we are designing a frame buffer raster-scan display system which has the high performance typically required for interactive display applications. The system is intended to be a display for personal computers, computer generated graphic images, and image processing applications. Built using smart VLSI memory chips, the system will use parallel processing techniques to provide high performance.


    1. Fuchs, Henry, and Poulton, John. PIXEL PLANES: a Cellular VLSI-oriented Design for a Raster Graphics Engine. Invention Disclosure: A VLSI oriented design for a Video Graphics System, November 26, 1980.
    2. Gupta, Satish. 8×8 Display Performance. VLSI Project Memo, Computer Science Department, Carnegie-Mellon University.
    3. Gupta, Satish, and Sproull, Robert F. Filtering Edges for Gray-Scale Displays. Computer Graphics, August, 1981.
    4. Roberts L.G. Machine Perception in Three-dimensional Solids. Optical and Electrooptical Information Processing, MIT Press, Cambridge, Massachusetts.: 159-165, 1965.
    5. Rosenfeld, Azriel and Kak, Avinash C. Digital Picture Processing. Academic Press, 1976.
    6. Sproull, Robert F. Raster Graphics for Interactive Programming Environments. Computer Graphics 13(2):83-93, August, 1979.
    7. Sproull Robert F. Using Program Transformations to Derive Line-Drawing Algorithms. Technical Report, Carnegie-Mellon University, Computer Science Department, 1981.
    8. Sproull R.F., Sutherland, I.E., Thompson A., Gupta, S., and Minter, C. The 8 by 8 Display. Technical Report, Carnegie-Mellon University, Computer Science Department, 1981.

ACM Digital Library Publication: