“A parallel processor architecture for graphics arithmetic operations” by Torborg

  • ©John G. Torborg

Conference:


Type:


Title:

    A parallel processor architecture for graphics arithmetic operations

Presenter(s)/Author(s):



Abstract:


    Interactive 3D graphics applications require significant arithmetic processing to handle complex models, particularly if realistic rendering techniques are used. Current semiconductor technology cannot provide the necessary performance without some form of multi-processing.This paper describes a graphics processor architecture which can be configured with an arbitrary number of identical processors operating in parallel. Each of the parallel processors can be programmed identically as if it were a single processor system, substantially simplifying software development and allowing complex rendering functions to take advantage of the multiple processors. The architecture described is able to achieve extremely high performance while allowing the price/performance of the system to be optimized for a given application.Techniques are described for handling graphics command distribution, sequencing of commands which must be processed in order, parallel processing of graphics primitive picking, and handling inquiry (read-back) commands.

References:


    1. Clark, J.H., “The Geometry Engine, a VLSI Geometry System for Graphics”, Computer Graphics (ACM) 16,3 (1982), 127. 
    2. Fuchs, H. and Poulton, J., “Pixel-Planes: A VLS1-Oriented Design for a Raster Graphics Engine,” VLSI Design, No. 3 (1981), 20.
    3. Fuchs, H., Goldfeather, J., Hultquist,, J. “Fast Constructive Solid Geometry Display in the Pixel-Powers Graphics System,” Computer Graphics (ACM) 20,4 (1986), 107. 
    4. Niimi, H., Imai, Y., Murakami, M., Tomita, S., and Hagiwara, H., “A Parallel Processor System for Three-Dimensional Color Graphics,” Computer Graphics (ACM) 18,3 (1984), 67. 
    5. Torborg, John G., “Computer Graphics System Having Arbitrary Number of Parallel Arithmetic Processors,” US Patent Application, (1987).
    6. van Dam. A., et. al., “PHIGS+ Functional Description Rev. 2,” Jointly developed PHIGS+ specification. (1987) Contact Andries van Dam – Committee Chairman, Stellar Computer Inc., 100 Wells Ave., Newton, MA, 02159. (1987).

ACM Digital Library Publication: