“Fine-grained graphics architectural simulation with Qsilver”
Conference:
Type(s):
Title:
- Fine-grained graphics architectural simulation with Qsilver
Presenter(s)/Author(s):
Abstract:
Thanks in part to recent industry efforts to be more open with the details of their hardware, academic graphics architects are beginning to make significant inroads in what has traditionally been an industry dominated field. The recent literature published in such venues as Graphics Hardware, Eurographics, and SIGGRAPH serves as testimony to this fact. We have introduced Qsilver, our simple, flexible simulation framework for graphics architectures to the academic computer architecture community. Qsilver is one more step toward bridging the gap between industry’s state of the art in graphics processors and academia’s understanding and ability to make positive contributions to the field.
References:
1. Aila, T., Miettinen, V., and Nordlund, P. 2003. Delay streams for graphics hardware. ACM Transactions on Graphics 22, 3, 792–800.
2. Akenine-Möller, T., and Ström, J. 2003. Graphics for the masses: a hardware rasterization architecture for mobile phones. ACM Transactions on Graphics 22, 3, 801–808.
3. Humphreys, G., Houston, M., Ng, R., Ahern, S., Frank, R., Kirchner, P., and Klosowski, J. T. 2002. Chromium: A stream processing framework for interactive graphics on clusters of workstations. ACM Transactions on Graphics 21, 3 (July), 693–702.
4. Morein, S., 2000. ATI radeon HyperZ technology. Presentation at Workshop on Graphics Hardware, Hot3D Proceedings, ACM SIGGRAPH/Eurographics.
5. Paul, B., et al., 1993-2005. The mesa 3-d graphics library. http://www.mesa3d.org/.
6. Sheaffer, J. W., Luebke, D. P., and Skadron, K. 2004. A flexible simulation framework for graphics architectures. In Proceedings of Graphics Hardware 2004.
7. Sheaffer, J. W., Skadron, K., and Luebke, D. P., 2004. Temperature-aware GPU design. Poster at ACM SIGGRAPH, Aug.
8. Sheaffer, J. W., Skadron, K., and Luebke, D. P. 2005. Studying thermal management for graphics-processor architectures. In Proceedings of 2005 IEEE International Symposium on Performance Analysis of Systems and Software.